full adder的意思

full adder中文翻譯：

[計]全加器

全加法器

相似詞語短語

adder───n.蝰蛇（歐洲產的小毒蛇）；加算器；豬鼻蛇（北美產無毒的）

death adder───致死毒蛇

enervated adder───能化加法器

watermark adder───水印加法器

full───n.全部；完整；adj.完全的，完整的；滿的，充滿的；豐富的；完美的；豐滿的；詳盡的；adv.十分，非常；完全地；整整；vt.把衣服縫得寬大

full height───全高度；由樓面至天花板

full throttle───加足馬力；全節流；全節流，全開風門

full word───實詞；全字

full monty───光豬六壯士（電影名，TheFullMonty）；n.一應俱全；一樣不缺

雙語使用場景

We proposed 8 kinds of full adder and all of them are realized in 4 bit ripple carry adder.───在本文中，我們提出8種不同的全加器電路，分別皆使用4位元鏈波進位加法器將其實現。

presented in this paper are then demonstrated on the design of an ECL 1-bit full adder.───提出的方法已用一位全加器的設計實例予以演示。

Binary Addition and Subtraction, Implementation and Performance of the Full Adder, High-speed Addition, Signed Arithmetic.───二進制加減法，全加器實現及其性能，高速加法，帶符號算術運算。

Binary Addition and Subtraction, Implementation and Performance of the Full Adder, High-speed Addition, Signed Arithmetic.───二進制加減，全加器的實現和性能，高速加法，帶符號加法。

at last, implement a full adder as the example.───最后，作為設計實例實現了一個異步全加器的設計。

Research on the algorithm of a corrected quantum full adder───量子全加法器的修改和算法研究

A Full Adder Realization with Complementary Single-Electron Transistors───一種基于互補型單電子晶體管的全加器電路設計

A Novel Full Adder Implementation Using Quantum Cellular Automata───基于量子細胞自動機的全加器實現

英語使用場景

Binary Addition and Subtraction, Implementation and Performance of the Full Adder, High-speed Addition, Signed Arithmetic.

In this paper, we present a polarization-encoded optical full adder by using an inverse vector realized by transmissive feedback.

Wish you will love sentencedict.com and make progress everyday!

We take the Full Adder as an example to introduce the use of VHDL in the design of digital system, the experiment of digital circuit and the teaching.

Full adders are discussed, and a multiplexer based full adder is designed.

We proposed 8 kinds of full adder and all of them are realized in 4 bit ripple carry adder.

A model of algorithm has been proposed for composite neural network and the classification results of high precision are obtained through a full adder (FA) fostered by the model.

The practicability of the system is validated by implementing the simulation of a one-bit full adder based on FPGA.

The ideas presented in this paper are then demonstrated on the design of an ECL 1-bit full adder.